

ENC 5533 Advanced Systems Design

Dr. Abdolatif


3rd Year 2018/2019
Sajeda - 2nd semester

Murta

Lec 1:


Review

EX1: Design 4-bit comparator using the following 2-bit comparator.



sol: $X = X_3 X_2 X_1 X_0, Y = Y_3 Y_2 Y_1 Y_0$

$F_1 (X > Y) \quad F_2 (X < Y) \quad F_3 (X = Y)$



least. sig


most sig.

g_1	g_2	g_3	g_4	F_1	F_2	F_3
0	0	0	0	X	X	X
0	0	0	1	X	X	X
0	0	1	0	X	X	X
0	0	1	1	X	X	X
0	1	0	0	X	X	X
0	1	0	1	0	1	0
0	1	1	0	0	1	0
0	1	1	1	0	1	0
1	0	0	0	X	X	X
1	0	0	1	1	0	0
1	0	1	0	1	0	0
1	0	1	1	1	0	0
1	1	0	0	X	X	X
1	1	0	1	0	1	0
1	1	1	0	1	0	0
1	1	1	1	0	0	1

* مستحيل يكون g_3 و g_4 مع بعض 0 أو

g_1 و g_2 مع بعض صفر

F_3




$F_3 = g_1 g_2 g_3 g_4 \Rightarrow \text{AND}$


F_1	$g_3 g_4$	00	01	11	10
$g_1 g_2$	00	X	X	X	X
	01	X			
	11	X			
	10	X	1	1	1

$$F_1 = g_2' + g_1 g_4'$$

$F_1 = 1$
 when $g_1 = 1$ & $g_2 = 0$ ($g_1 g_2'$)
 or if $g_1 = 1$ & $g_2 = 1$
 $g_3 = 1$ & $g_4 = 0$



EX2: Design counter that counts 0, 2, 3, 6.



001 → x x x

100 → x x x

101 → x x x

111 → x x x

أكثر كوست بالبريزاين
 وممكن يدخل بسيت دونت


كبرو يعلق فيهم "إيسير"
 فيه مشاكل

Sol:


4 states ⇒ 2 Flip Flops

A_1, A_0

⇒ regular counter




$$\Rightarrow T_1 = 1 \quad T_2 = A_0$$



A_1	A_0	X	Y	Z
0	0	0	0	0
0	1	0	1	0
1	0	0	1	1
1	1	1	1	0

صحيح، مطلع
الدينارين أبسط كثير
حسب الأرقام



1, 3, 5, 7

مثلاً لو

2 bit counter

→ least sig على او بكل

بشك الباقي زي تحويل


EX3: X is 4 bit number, design $F_5 = 2X + 1$

SOLL:

x_3	x_2	x_1	x_0	x_3	x_2	x_1	x_0	F_5	F_4	F_3	F_2	F_1
-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------


غالبه كثير و بدو وقت

Sol 2: using 4bit adder



Sol 3:

$$\begin{array}{l} \overset{3}{0011} \rightarrow \overset{7}{00111} \\ \overset{5}{0101} \rightarrow \overset{11}{01011} \\ \overset{15}{1111} \rightarrow \overset{31}{11111} \end{array}$$



Buses:

① Std-Logic-Vector

② as a number

declared as inout std-Logic-Vector

①

count ← count + 1;

default value = U

111 ← unsigned package
 $\frac{1+}{1000}$
 count

②

declared as inout integer range 0 to 7

count ← count + 1;

need to check when count = 7 ⇒ if yes count = 0
 else add one

لذا حذفتم ربع يعطيني إلى مطلع عنه الريبج

default value = 0


on hardware: default value is a random number in both cases.

Open ports:

لما في أوتبوتس ما بدى أسببكم وهدى أخذ الباي.

الانبوت ممتوع أنرك open لكا إذا أعطيه default value

قبل بصير أعمه open



بدى أستخدمة 2 to 4 decoder

← open

bit → default value is 0.

universal gate مکمل بودی است تا بدین حد

universal port map (a, b, open, c, open);

default بعضی ایرور لذا ما فی آد بمرور nand output y ما بمرور

Generic:

delay: delay-length ^{type}

entity and 2 generic map (35 ns) port map(a,b,c)

بصیرت غیر عالی آد بوضع ال default

Assert and report statement:

cin = 0 ^{8 bit} ^{8 bit} ^{16 bit} دانا فی خط

2¹⁶ case

test-bench is not useful

process

loop x

0 → 256

loop y

0 → 256

wait until rising-edge (clk)

SF-flip flop

S = 1 R = 1

unwanted state

assert (not (S='1' and R='1'))

syntax عکس ال

report "set and reset in the same time"

severity note;

شکل و صده

severity : 1. note

2. warning

3. error

4. failure

↓ بالترتيب

→ توقف الsimulation

مستوى التحذير
اللون
أزرق
أحمر

assert (myresult = actual_result)
report "unexpected result"
severity error;

بقي أمثلة entity بالاشارة
بكل entity ليس لها begin

Generic:

adder generic
 $sum \leftarrow x + y$;
x n bit , y n bit , sum n+1 bit

$2^{*n} = 2^n$
decoder $n \times 2^n$


$d(\text{con_integer}(a)) \leftarrow 1$;
 $0 \rightarrow n$

أو
constant d-const : std-logic-vector (2**n - 1 down to 0)

:= (0 => '1', others => '0')

$d \leftarrow \text{shl}(d\text{-constant}, a)$;

3*8
a=0 d=0000 0001
a=5 d=0010 0000
a=7 d=1000 0000



$$y \leftarrow a(\text{conv-integer}(s))$$

Loop statements

جوا پروسیس

```

— process
  variable count : integer := 0;
  begin
    loop
      count := count + 1;
      wait until rising_edge(clk);
    end loop;
  
```

infinite loop →

```

— for i in 0 to 8 loop
  implicit declaration for i
  end loop;

```

جوا پروسیس

```

— while x > 2 or y = 5 loop
  end loop;

```

جوا پروسیس

Exit statement

```

if (condition) then exit; → break زي
if (condition) then next; → continue زي

```

Lec 13:

conv_std_logic_vector (i, 4) و
 ← الرقم الانجليزي ← عدد البت bits

Expected edge ← conv_std_logic_vector (i, 5) و
 ← الناتج خمسة بت لما أصبح 4

الكلوك حسب الadder الذي في تعامله
 بعد ما أجرب كل الكيسز بعد wait عشان تنفي الprocess

Digital Integrated circuits:

Implementation of algorithm:

1 General purpose HW "micro processor"
 → implementation by SW ^{adv} ⇒ flexible


2 specific circuit HW "specific purpose"
 ASIC → Application specific integrated circuits ^{adv} ⇒ speed

parallel processing ^{disadv.} ⇒ not flexible
 يسرع عن طريق

Ex:

	price	Quantity
item 1	P ₁	Q ₁
item 2	P ₂	Q ₂
item 3	P ₃	Q ₃

$$\text{cost} = P_1 \times Q_1 + P_2 \times Q_2 + P_3 \times Q_3$$



لما بيدي تعمل parallel

⊛ FPGA — speed
flexible — جمع بين خصائص الغتين
ليس ما يتغير توخذ سرعة ال specific بتكون أقل و برهوش
flexible زي ال general
field programmable gate array

⊛ PLDs programmable logic device


Lec 14:

⊛ PLD programmable logic device



⊛ PROM programmable read only memory

EX: $F(X) = X^2 + 1$, X is 2-bit input.



$X = 11 \quad X^2 = 1001$
 $+ 1$
 $\hline = 1010$


X_1, X_0	Q_3	Q_2	Q_1	Q_0
0 0	0	0	0	1
0 1	0	0	1	0
1 0	0	1	0	1
1 1	1	0	1	0

الجزء الاول ثابت
الجزء الثاني programmable
بيير التشغيل
4x4 ROM
locations data

4x3 ← X_0 هي Q_1 Q_0 optimal بعد Q_1 و Q_0 هي X_0 في 4×2 ROM
 صحت مطلوب نعملو optimal

EX: $F(x) = 2x + 3$ x is 3 bit - input.


$2 \times 7 + 3 = 17 \Rightarrow 5$ outputs



8x5

- ROM: non volatile, faster
 - RAM: volatile
- ما يكتب على الذاكرة المستقرة
 نوع مقسم sectors بمعنى
 volatile sector

② PAL "programmable array Logic"




$$F_1 = \Sigma$$

$$F_1 = A'B + ABC + B'C'$$

$$F_2 = AB + B'C$$

③ PLA (programmable Logic Array)



2 levels are programmable


$$f_1 = A'B + B'C + ABC$$

$$f_2 = B'C' + A'B$$

* FPGAs (Field programmable Gate Array)


- FPGAs are usually based on look-up-table LUT approach.


Ex: 2 input LUT will look like this



$$F = A \text{ and } B$$


A	B	F
0	0	0
0	1	0
1	0	0
1	1	1





ترکیب سے
وہیرو
decoder


EX: XOR $C = A \oplus B$



A	B	C
0	0	0
0	1	1
1	0	1
1	1	0

F = a and b and c

2 LUT



EX: real example: in Altera FLEX10K


the gate logic is implemented using LUT.

The LUT is high speed 16x1 SRAM.


⇒ 4 inputs are used to address LUT memory.

The truth table for the desired gate network is loaded into the LUT SRAM during programming

$$F = A'B' + CD'$$



address				Data
a	b	c	d	F
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0




Lec 15:

* Testing of Digital circuits

2 approaches for testing:

① functional testing (exhaustive testing)



② structural testing (non-exhaustive testing)

Ex: in exhaustive testing with 1 GHz speed of testing cpu.

* if the circuit has 32 inputs

$$\Rightarrow 2^{32} \approx 4 \times 10^9 \Rightarrow \text{then we need 4 seconds}$$

↳ test patterns
test vectors
combinations

* if the circuit has 64 inputs

$$\Rightarrow 2^{64} \text{ test vectors} \approx 2 \times 10^{19}$$

using 1 GHz speed

$$\Rightarrow \text{we need} \approx 585 \text{ year}$$

$$\frac{2 \times 10^{19}}{10^9} = 2 \times 10^{10} \text{ second}$$

- we assumed $2^{30} = 10^9$


* Basic Testing procedure:

note: we always control inputs & observe the outputs,

- apply test inputs to the inputs of the circuit,

observe the outputs and compare them with expected values.

Ex: Half adder



A	B	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Assume that sum is short-circuited with Vcc.

non-exhaustive
 * نريد أجزء كلهم لما إذا صديقي
 بخيار أشي بين زي
 * لما بوي أشتوف كل الاحتمالات

	A	B
① sum/Vcc	0	0
② sum/End	0	1
③ carry/Vcc	0	0
④ carry/End	1	1

* إذا بوي أفهمه ① ④
 * إذا بوي أفهمه ② ③

A	B
0	1
1	0

بغطي 2/4

A	B
1	1
0	1

بغطي 4/4

لو أخذت

* Fault modelling

Most common is the single stuck at faults.


- ① Node is short circuited with Vcc → stuck at 1 (s-a-1, sa1)
- ② Node is short circuited with ground → stuck at 0 (s-a-0, sa0)

* path sensitisation Method (2-Value logic)

procedure:

For each node in the circuit:

- ① Backtrace phase: drive the node to non-fault condition.
- ② propagation phase: steal the content of the node at an output where we can observe & compare.



To test node D:

① Assume D is $s_a \phi$

① Backtrace \rightarrow put 1 on D
 $\rightarrow \overline{AB} = 11$

② propagation phase $\rightarrow C = 1$

as a vector $\leftarrow \overline{ABC} = 111 \rightarrow$ if $E=0$ faulty
 \rightarrow if $E=1$ not faulty

② Assume D is $s_a 1$

① Backtrace phase $\rightarrow \overline{AB} = 00$ or 01 or 10 ,

② propagation phase $\rightarrow C = 1 \rightarrow \overline{ABC} = 001$ or 011 or 101

if $E=1$ faulty


if $E=0$ fault-free

Fault	test vectors ABC	fault free E	faulty E
A saL	011*	0	1
B saL	101*	0	1
C saL	110*	0	1
D saL	001, 011*, 101*	0	1
E saL	000, 001, 010, 011*, 110, 101, 110-	0	1
A saφ	111*	1	0
B saφ	111*	1	0
C saφ	111*	1	0
D saφ	111*	1	0
E saφ	111*	1	0

4 test vectors allowed

① if vectors : $\begin{matrix} 000 \\ 010 \\ 001 \\ 100 \end{matrix}$ } 20% fault coverage

② if vectors : $\begin{matrix} 111 \\ 011 \\ 101 \\ 110 \end{matrix}$ } 100% fault coverage




B saL

- ⊗ back trace put 0 on B $A=1$
- ⊗ to propagate $z=0$ $y=1$ $\overline{BC}=11$
node w to output F $B=1$

contradiction.

⊗ D-Algorithm (5-Value Logic)


- ① 1: normal logic 1
- ② 0: normal logic 0
- ③ X: unknown
- ④ D: represents logic 1 under fault-free condition, and 0 under faulty condition.
- ⑤ \bar{D} : 0 under fault-free, 1 under faulty.



test A sa L
 → put 0 on A ($A = \bar{D}$)

A	B	C	
0	1	0	if $f=0$ no fault
			if $f=1$ fault

Lec 16:



A	B	C	
1	0	1	if $F=1$ not faulty, if $F=0$ faulty.

operation on 5-value logic:

1 invert "NOT" $Z = \bar{A}$

A	Z
0	1
1	0
X	X
D	\bar{D}
\bar{D}	D

2 AND

$Z = A \cdot B$


A \ B	0	1	X	D	\bar{D}
0	0	0	0	0	0
1	0	1	X	D	\bar{D}
X	0	X	X	X	X
D	0	D	X	D	0
\bar{D}	0	\bar{D}	X	0	\bar{D}

3 OR

$Z = A + B$

A \ B	0	1	X	D	\bar{D}
0	0	1	X	D	\bar{D}
1	1	1	1	1	1
X	X	1	X	X	X
D	D	1	X	D	1
\bar{D}	\bar{D}	1	X	1	\bar{D}

EX:



test B sat:

put 0 on B $\rightarrow B = \bar{D}$

use path **BXWF**

$\Rightarrow A = 1 \quad x = \bar{D} \Rightarrow w = D$

to propagate from w to f $z = 0 \quad y = 1$

$\bar{B}C = 11$

contradiction on the value of B \rightarrow path fails

path **BYZF** will fail "symmetry"

* try path **BXWF** & **BYZF** together


put 0 on B $\Rightarrow B = \bar{D}$

$A = 1 \rightarrow x = \bar{D} \rightarrow w = D \rightarrow F = 0$

$C = 1 \rightarrow y = \bar{D} \rightarrow z = D$

test vector

A	B	C	if f = 1	no fault
1	0	1	f = 0	faulty



test B sat

\rightarrow path **Bxf** and **BYzf** together

put 1 on D $\rightarrow B = D$

$A = 1 \rightarrow x = D$

$C = 1 \rightarrow y = D \rightarrow z = \bar{D}$

$\rightarrow F = 1$
fail

2 try path Bxf

put 1 on B $\rightarrow B=D$

$\rightarrow A=1 \quad x=D$

to propagate from node x to output f

$\rightarrow Z=0 \quad y=1 \rightarrow \overline{BC}=11$

contradiction path falls \downarrow must be 1

\downarrow لا يمكن أن يكون في نفس الوقت 1 و 0

ABC

if not faulty $B=1$

111

$x=1$

$y=1 \quad Z=0$

$\Rightarrow F=1$

ABC

if faulty $B=0 \neq$

$x=1$

$y=0 \quad Z=1$

$\Rightarrow F=1$

\downarrow no difference

3 path BYzf

put 1 on B $\rightarrow B=D$

$\rightarrow C=1 \rightarrow y=D \quad Z=\overline{D}$

to propagate from node z to output F

$x=0 \Rightarrow$

$\frac{A \quad B}{0 \quad 0^x}$

$0 \quad 1$

$1 \quad 0^x$

$\rightarrow AB=01$

\overline{ABC}

011

if not faulty

$x=0$

$y=1$

$Z=0$

$F=0$

if faulty

$x=0$

$y=0$

$Z=1$

$F=1$

لأن كل test vectors يمكن أن يكتشف كل paths التي لها خطأ


كل بيت الهمم أن تطلع test vector واحد

* Fault collapsing

2 concepts

① fault equivalence

الفولتس الهم نفس التست فيكتور



$A \text{ sa } \emptyset$	$B \text{ sa } \emptyset$	$C \text{ sa } \emptyset$
AB	AB	$A B$
11	11	11



$A \text{ sa } \emptyset$	$B \text{ sa } \emptyset$	$C \text{ sa } \downarrow$
$\overline{AB} = 11$		



$$A \text{ sa } \downarrow \equiv B \text{ sa } \downarrow \equiv C \text{ sa } \downarrow \quad AB = 00$$



$$A \text{ sa } \downarrow \equiv B \text{ sa } \downarrow \equiv C \text{ sa } \emptyset$$



$$A \text{ sa } \emptyset \equiv B \text{ sa } \downarrow$$

$$A \text{ sa } \downarrow \equiv B \text{ sa } \emptyset$$

② fault dominance


f_1	f_2
101	000
111	001
000	
001	

المتسيطر هو الالف ل ب



f_1 is said to dominate f_2 if the

test vectors of f_2 are subset of the test vectors of f_1 .

بشطب الكبير لاني واحد من الصغير يقع يفهم الكبير منه.



C sa L dominates A sa L
and dominates B sa L




- ① exhaustive testing 8 inputs $\rightarrow 2^8 = 256$ vectors
- ② using fault model 15 node $\times 2 = 30$
maximum 30 test vector

exp. Linear
الضعف ① لانا ضعف input $2^9 = 512$
الضعف ② لانا ضعف input $16 \times 2 = 32$

③ fault collapsing \rightarrow max 15 test vectors.

⊗ Boolean Difference Method



$$Z(x) = f(x_1, x_2, x_3, \dots, x_n)$$

$$\frac{dZ}{dx_i} = f(x_i=0) \oplus f(x_i=1)$$

Z is sensitive to x_i when $\frac{dZ}{dx_i} = 1$


to test if x_i is sa 0 $\rightarrow x_i$ de 2 blo usk

$$x_i \cdot \frac{dZ}{dx_i} = 1$$

to test if x_i is sa 1 $\rightarrow x_i$ de 2 blo usk

$$(x_i)' \cdot \frac{dZ}{dx_i} = 1$$

Ex:



to test node A.

$$E = f(A, B, C) = A \cdot B \cdot C$$

$$\frac{dE}{dA} = f(A=0) \oplus f(A=1)$$

$$= 0 \oplus B \cdot C = B \cdot C$$

Z is sensitive to A when $\frac{dE}{dA} = 1$

$$B \cdot C = 1 \Rightarrow \overline{BC} = 0$$

$$A \text{ sa } \phi$$

$$A, (B, C) = 1$$

$$\overline{ABC} = 111$$


$$A \text{ sa } 1$$

$$A', (B, C) = 1$$

$$\overline{ABC} = 011$$

Lec 17:


Boolean Difference:



$$\frac{dZ}{dx_i} = f(x_i=0) \oplus f(x_i=1)$$

Z is sensitive to x_i when $\frac{dZ}{dx_i} = 1$

EX:



$$E = [(A+B) \cdot C]'$$

$$\frac{dE}{dB} = f(B=0) \oplus f(B=1)$$

$$= (A \cdot C)' \oplus C'$$

A	C	$(A \cdot C)'$	C'	\oplus	$\leftarrow \frac{dE}{dB}$
0	0	1	1	0	
0	1	1	0	1	
1	0	1	1	0	
1	1	0	0	0	

E is sensitive to B when $\frac{dE}{dB} = 1$ AC
01

$$x \oplus y = xy' + x'y$$

$$= (A \cdot c)' \cdot c + (A \cdot c) \cdot c'$$

$$= (A' + c') \cdot c$$

$$= A'c + c'c$$

$$= A'c \stackrel{??}{=} 1 \Rightarrow \overline{AC} = 01$$


test B sa \emptyset $B \cdot \frac{dE}{dB} = 1$

$$\overline{ABC} = 011$$

test B sa 1 $B' \cdot \frac{dE}{dB} = 1$

$$\overline{ABC} = 001$$

EX:



$$F = AB' + BC$$

$$\frac{dF}{dB} = f(B=0) \oplus f(B=1)$$

$$= A \oplus C$$

F is sensitive to B when $\frac{dF}{dB} = 1$

$$A \oplus C = 1$$

AC

0 1
1 0

B SA 0

$$B \cdot (A \oplus C) = 1$$

A B C
0 1 1
1 1 0

B SA L

$$B' \cdot (A \oplus C) = 1$$

A B C
0 0 1
1 0 0

to test node x

$$F = X + BC$$

$$\frac{dF}{dx} = f(x=0) \oplus f(x=1)$$
$$= BC \oplus 1 = (BC)'$$

F is sensitive to x when $(BC)' = 1$

BC
0 0
0 1
1 0

to test X SA 0

$$x \cdot \frac{dF}{dx} = 1$$

$$(AB') \cdot (BC)' = 1$$

	A	B	C	(AB')	(BC)'	①.②
	0	0	0	0	1	0
	0	0	1	0	0	0
	0	1	0	1	0	0
	0	1	1	0	0	0
	1	0	0	1	1	0
	1	0	1	0	0	0
	1	1	0	0	0	0
	1	1	1	0	0	0

$\overline{ABC} = 100$
101

$$(AB') \cdot (BC)' \stackrel{?}{=} 1$$

$$AB' \cdot (B' + C')$$

$$= AB' + AB'c'$$

$$= AB'(1+c')$$


$$= AB' \stackrel{?}{=} 1$$

A B c


1 0 X $\begin{matrix} \rightarrow 100 \\ \rightarrow 101 \end{matrix}$

⊗ if $\frac{dF}{dx}$ is 0, then the node is untestable

⊗ if $\frac{dF}{dx} = 1$ then F is always sensitive to X.



$$\Rightarrow \frac{dF}{dx} = f(x=0) \oplus f(x=1) = 1 \oplus 0 = 1$$



$$\Rightarrow \frac{dF}{dx} = f(x=0) \oplus f(x=1) = 0 \oplus 0 = 0$$


Untestable Faults

- due to redundant hardware ex②

⊗ completely untestable nodes

⊗ partially untestable nodes

↳ completely untestable faults




X is completely untestable

X sa 0 untestable


X sa 1 untestable

$$w = X \cdot C \cdot \bar{X}$$

$$\frac{dw}{dx} = 0$$



2 partially untestable faults



$$E = AB + B$$

X sa 1

Backtrace

A	B
0	0
0	1
1	0

$X = \bar{D}$

propagation $B = 0$

\Rightarrow test vectors

A	B
0	0
1	0

X sa 0

Backtrace

A	B
1	1

$X = D$

propagate $B = 0$

no test vector, partially untestable. \leftarrow untestable

sa 1 w
sa 0 x

$$E = AB + B$$

$$E = X + B$$

$$\frac{dE}{dx} = f(X=0) \oplus f(X=1)$$

$$= B \oplus 1 = B'$$

E is sensitive to X when $B' = 1 \Rightarrow B = 0$

$$x \text{ sa } 0$$

$$x \cdot \frac{dE}{dx} = 1$$

$$(A \cdot B) \cdot B' = 1$$

0 = 1
untestable

$$x \text{ sa } 1$$

$$x' \cdot \frac{dE}{dx} = 1$$

$$(AB)' \cdot B' = 1$$

$$(A' + B') \cdot B' = 1$$


$$A'B' + B' = 1$$

$$(A' + 1)B' = 1$$

$$B' = 1$$


$$B = 0$$

test vector $AB \rightarrow 00$
 $x \rightarrow 010$




تكرار أو زيادة مقصودة
في القارد وريد

في بان أسره فحصل hazard عشاه أهله ممكن أخذ كحاه واصبيت



* Design for testability (DFT)

التي بوليه أثناء التصنيع عشاه أسهل التسخ.



بزيدي observability

بزيدي controllability

- ① الطريقة
add hock
- ② في الطريقة
structured
DFT
- ③ built in
self test


Lec 18:

* Design For testability (DFT)

- ① ad hoc DFT
- ② structured DFT
- ③ Built-in self-test (BIST)


* Ad hoc DFT

- ① partitioning of system into subsystems




f_t : increase observability of S1
 test-in: increase controllability of S2


- ② Breaking up long chains of sequential circuit.



* إذا بي أتفهم bit في كاونتر إذا قلنا n لازم كل




16-bit counter 16-bit
 $2^{16} = 65,536$ clock cycles



$256 + 256 = 512$ clock cycle


③ Breaking the feedback loop



④ Initializing sequential circuits

⊗ لما يزيدوا pins يزيدوا بطريقة معقولة ماش عدد كبير كثير


⊗ structured DFT




⊗ Scan path testing

⊗ we need scan register


① normal register



② shift register



20% hardware area overhead



TDI

test mode TDI 1

← controllability

بغير التثبيت مود عشاه أشوف TDO ← observability

بسيو بها نورمال مود لكلوك وحدة خلالها يعمل رتا.

يعمل تست مود للريجستر بمزرقيم 101 001 6 clock
بوصول بعدين يرجع نورمال مود عشاه أشوف output

Ex: 1
1
0
1
0

بطرح X بعدين y بعدين z


← حسب ترتيب الأسم

⊗ أول اشي بفحص ال flip flops بعدر ، لازم أشوفهم ،


لذا ، faulty ولذا ، faulty بس مش معروف

وين الخط بالزبط لا نوصل وحدة ضاربة بغير بعد هانبارن بواحد

* Built-in Self-Test (BIST)



⇒ this is normal mode



⇒ this is test mode

problems:


1. area overhead.

2. when n bits and n is large, if we want to test 1,000,000 we need to convert


to counter.

64 bit	
44 bit	20 bit
0000	000...0
⋮	⋮
0000	111...1

لو shift reg بسال كوانتر



maximum = 64 test vector



- 0 0 1
- 1 0 0
- 0 1 0
- 1 0 1
- 1 1 0
- 1 1 1
- 0 1 1
- 0 0 1

linear feed back register


1- ميزته سهل
2- عطاوي

1- 2^n تستي الصفر
عشاء ضايعي


يعطي

Lec 19:

* Built-In self-Test (BIST)



Test mode:




Test pattern generator
TPG

signature register
Result Analyzer


* Linear Feedback shift register (LFSR) as TPG

$$x^3 + x^2 + 1$$



A	B	C	
0	0	1	A = B ⊕ C
1	0	0	shift { B = A
0	1	0	C = B
1	0	1	
1	1	0	
1	1	1	
0	1	1	
0	0	1	

دائماً آخره
وحدة واحدة




1	1	1	1
0	1	1	1
0	0	1	1
0	0	0	1
1	0	0	0
0	1	0	0
0	0	1	0
1	0	0	1
1	1	0	0
0	1	1	0
1	0	1	1
0	1	0	1
1	0	1	0
1	1	0	1
1	1	1	0
1	1	1	1

15 test vector

$2^4 - 1 = 15$
zeros

LFSR ⇒ مع طرف التفسير

$x^4 + x^2 + 1$



1	1	1	1
0	1	1	1
0	0	1	1
1	0	0	1
1	1	0	0

6
من 15

Maximal length LFSR
Tap sequence of LFSR


يعطي أحسن شيء مواقع لل XOR حسب عدد ال bits

مبني على فكرة ال prime polynomial إذا مش برابم يعني أقل


$2^n - 1$

أي قسم للبرابم يكون برابم
برابم $x^3 + x^2 + 1$
برابم $x^0 + x + x^3$
برابم $x^3 + x + 1$

المتعم بطلع نفس العدد لكن بترتيب مختلف
 $x^4 + x^3 + 1 \Rightarrow x^4 + x + 1$




Lec 20:




LFSR: $2^n - 1$ case, almost randomly
 شبه عشوائي مش بالترتيب

Signature Register

① single Input signature Register (SISR)




Ex: Signature analyzer is initialized to all zero state, this signature register is fed with data stream 1011 (LSB arrive first). Find the good signature.




assume in real test the data stream is 10101


⊗ امثال الغلط يعطيني
 $\frac{1}{8} = \frac{1}{2^3}$ good signature
 عدد الـ register



② parallel loading of signature register "Multiple input signature register" (MISR)



$\frac{1}{16} = \frac{1}{2^4}$ ← good امثال الغلط يعطيني ⊗




- ① Normal mode: normal register
- Test mode:
 - ② LFSR "TPG"
 - ③ signature register
- ④ Scan path register "تدفق رزی شفت"

BILBO (Built In logic Block observation)


3-bit BILBO → 3 registers

3 muxes → 4x1



ما بقدر أفهم تينورا بعض لا نوينهم ريجستر مشترك
 يكونه الو mode signature LFSR ما بزبطن مع بعض

EX: BIST Example



$$c_2 = f_1 \oplus c_{2old} \oplus c_{out}$$

$$c_1 = f_2 \oplus c_{1old}$$

$$c_0 = f_3 \oplus c_{0old}$$

⊗ LFSR طاريسر أبلش حيفر

⊗ signature بزيط أعتبرهم حيفر البراج

a_1	a_0	b_1	b_0	f_1 $a=b$	f_2 $a>b$	f_3 $a<b$	c_2	c_1	c_0
1	0	0	0	0	1	0	0	1	0
1	1	0	0	0	1	0	0	1	1
1	1	1	0	0	1	0	1	1	1
1	1	1	1	1	0	0	1	1	1
0	1	1	1	0	0	1	0	1	0
1	0	1	1	0	0	1	0	0	0
0	1	0	1	1	0	0	1	0	0
1	0	1	0	1	0	0	0	1	0
1	1	0	1	0	1	0	0	1	1
0	1	1	0	0	0	1	1	0	0
0	0	1	1	0	1	0	1	1	1
1	0	0	1	0	1	0	0	0	1
0	1	0	0	0	1	0	1	1	0
0	0	0	1	0	0	1	1	1	0
0	0	0	1	0	0	1	1	1	0

$$C_2 = C_{20} \oplus C_{00} \oplus C_{01}$$

$$C_1 = C_{20} \oplus f_2$$

$$C_0 = f_3 \oplus C_{10}$$

cont. example table

assume $(a=b)$ safe

$a=b$	$a>b$	$a<b$	C_2	C_1	C_0
0	1	0	0	1	0
0	1	0	0	1	1
0	1	0	1	1	1
0	0	0	0	1	1
0	0	1	1	0	0
0	0	1	1	1	1
0	0	0	0	1	1
0	0	0	1	0	1
0	1	0	0	0	0
0	0	1	0	0	1
0	0	1	1	0	1
0	1	0	0	0	0
0	1	0	0	1	0
0	0	1	0	0	0
0	0	1	0	0	1

bad signature

(faulty CKT)

* كل ما زاد عدد الريجسترز يقل احتمال اوصول للخطأ من faulty CKT

Lec 21:

* Asynchronous sequential Logic

* نفس ال CLK ← synchronous


why Asynchronous?

1, Less limitation on speed,

2, power saving: ال CLK بتشغل كل القطع أما لما

asynchronous بتشغل القطعة اللي لازم تشغل بس

* بس بصير بسو تشغل زيادة على توجيه ال data صح




* circuit is stable when $y_i = Y_i$ for all $i=1, 2, \dots$

* Fundamental mode of operation:

Assume one input change at a time and only when the circuit is stable,

* عاد الي مع نسله

Analysis Example:



- ① feed back so sequential
- ② no common clk so Asynchronous
- ③ 1 input

- ④ 2 excitation Y_1, Y_2
2 secondary y_1, y_2

A ⇒ get excitation variable as function of inputs and secondary variables "present state"

$$Y_1 = x y_1 + x' y_2$$

$$Y_2 = x y_1' + x' y_2$$

B ⇒ Next step is to plot Y_1 and Y_2 as a map.

Y_1	y_1, y_2	x	0	1
		00	0	0
		01	1	0
		11	1	1
10	0	1		

بفضل اليبوت عن لا PS

$$Y_1 = x y_1 + x' y_2$$

Y_2	y_1, y_2	x	0	1
		00	0	1
		01	1	1
		11	1	0
10	0	0		

$$Y_2 = x y_1' + x' y_2$$

C ⇒ Next step is to find the transition table and show $Y = Y_1, Y_2$ inside each s

y_1, y_2	x_1, x_2	x
00	00	01
01	11	01
11	11	10
10	00	10

□ system is stable $y_1, y_2 = Y_1, Y_2$

⊗ "state لا يتغير بعد ذلك" بعد ما يوصل
 "stable state" بعد ما إذا غيرت الinputs بتغير ويكمل...

⊗ $Y = y$ circuit to represent stable state.

⊗ total state is a combination of internal state and inputs

The previous circuit has 4 stable total states:
 $y_1, y_2, x = 000, 011, 110, 101$

⊗ Analysis with flow table

EX:

		x_1	x_2
a	a	b	
b	c	b	
c	c	d	
d	a	d	

EX:

	00	x_1, x_2	01	10
a	a, 0	a, 0	a, 0	b, 0
b	a, 0	a, 0	b, 1	b, 0

2 inputs
 2 states ⇒ 1 state variable
 1 output

to change this to transition table

⇒ state assignment

assign $a=0$, $b=1$


— find the equations for next state & output.

y	x_1, x_2				y	x_1, x_2			
	00	01	11	10		00	01	11	10
0	0	0	0	1	0	0	0	0	0
1	0	0	1	1	0	0	1	0	0

← output

$$Y = x_1 y + x_1 x_2'$$

$$Z = x_1 x_2 y$$



لو اکثر من state variable لازم ادمج قبل، عشاه اعرف ال stable state

⊛ Race condition:

⊛ اذاعتني اكثر من state و بدهن يتغير مع بعض.

Ex:

x	0	1
00	0	1
01		
10		
11		

when we change x from 0 to 1 while we are in total state y_1, y_2, x
 $0, 0, 0 \Rightarrow$ no race

Ex:

		x	
		0	1
y_1	0	00	11
	0		11
	1		11
	1		11

x
0 → 1

Race? → Yes

① 00 → 11

total stable state $y_1 y_2 x = 111$

② 00 → 01 → 11

total stable state $y_1 y_2 x = 111$

③ 00 → 10 → 11

total stable state = 111

there is a race, but noncritical race.

Ex:

		x	
		0	1
y_1	0	00	11
	0		01
	1		11
	1		11

① 00 → 11

total stable state = 111

② 00 → 01

total stable state = 011

③ 00 → 10 → 11


total stable state = 111

critical race لو 10 برضو critical

⇒ critical race.

Lec 22:

Ex: unstable circuit:




$$Y = (X_1 Y)^1 \cdot X_2$$

	$x_1 \cdot x_2$	01	11	10
y	0	0	1	0
	1	1	0	0


if input = 11
state changes from 0 to 1
and from 1 to 0
infinitely.

Circuits with Latches:

⊛ SR Latch



S	R	Q	Q̄
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	0	0 = undefined



		SR			
		00	01	11	10
y	0	0	0	0	1
	1	1	0	0	1

$$\begin{aligned}
 Y &= ((y + s)' + R)' \\
 &= (y + s) \cdot R' \\
 &= SR' + R' y
 \end{aligned}$$


usually S and R should not be 1 on
the same time $\Rightarrow SR = 0$

$$\begin{aligned}
 Y &= SR' + R'y + 0 \\
 &= SR' + \overline{SR} + R'y \\
 &= S(R'+R) + R'y \\
 &= S + R'y
 \end{aligned}$$

\Rightarrow *في حالة SR=0، لا يوجد تغيير في الحالة*

Excitation function of SR (nor gate)

Ex:



$$S = X_1 \cdot X_2'$$


$$R = X_1' \cdot X_2$$

$$S \cdot R = (X_1 \cdot X_2') \cdot (X_1' \cdot X_2)$$

$$= 0$$

$$Y = S + R'y = (X_1 \cdot X_2') + (X_1' \cdot X_2)' y$$

SR using 2 NAND gates:



S	R	Q	Q̄
0	1	1	0
1	1	1	0
1	0	0	1
1	1	0	1
0	0	1	1

\rightarrow undefined

$$Y = (Y \cdot R)' \cdot S'$$

$$= YR + S'$$

⊗ Latch Excitation Table

nor:

y	Y	S	R	S R
0	0	0	X	00
0	1	1	0	01
1	0	0	1	
1	1	X	0	

⊗ يعرف Y او y بي (حرف R و S التي بتحقق هاي الحالة بتعرف البيزايين).

⊗ Implementation Example

flow table


	$x_1 x_2$ 00	01	11	10
a	a	a	a	b
b	a	a	b	b

assign $a=0$ $b=1$

	$x_1 x_2$ 00	01	11	10
y	0	0	0	1
1	0	0	1	1

$$Y = x_1 x_2' + x_1 y$$

CKT ①



to use SR latch

		S			
		x_1, x_2		11	10
y	0	0	0	0	1
	1	0	0	X	X


		R			
		x_1, x_2		11	10
y	0	X	X	X	0
	1	1	1	0	0

نقطی ثابت اکثریت پروژکتور عربی feed back عربی

$S = x_1 x_2'$


$R = x_1'$

CKT ②



CKT ① \equiv CKT ②
but using SR latch

Lec 23:



S	R	y	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	0	1
1	1	0	x
1	1	1	x

SR latch 9-3

undefined unwanted (SR=0)

$$Y = S + R'Y$$


Excitation table of SR latch

y	Y	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

no change of reset

no change of set

في السلايان معطوية بالغلط



$$Y = S' + Ry$$

$$Y_{\text{nor}} = S + R' y \Rightarrow S_{\text{nand}} = S'_{\text{nor}}$$

$$Y_{\text{nand}} = S' + R y \Rightarrow R_{\text{nand}} = R'_{\text{nor}}$$

Analysis example:

$$S_1 = x_1 y_2 \quad R_1 = x_1' x_2' \Rightarrow S_1 R_1 = 0 \quad \checkmark$$

$$Y_1 = S_1 + R_1' y_1 \quad \text{بأن يقرأ استضم}$$

$$= x_1 y_2 + (x_1' x_2')' y_1$$

$$S_2 = x_1 x_2 \quad R_2 = y_1 x_2' \Rightarrow S_2 R_2 = 0 \quad \checkmark$$

$$Y_2 = S_2 + R_2' y_2 \quad \text{بقرأ استضم}$$

$$= x_1 x_2 + (y_1 x_2')' y_2$$

	$x_1 x_2$			
$y_1 y_2$	00	01	11	10
00	00	00	01	00
01	01	00	11	11
11	00	11	11	10
10	00	10	11	10

التحويل

transition table

لو صار x_1 واحد لما أتبع السير كده بروح على 01
بعضين

Race: y_1 & y_2 changes together

$$11 \rightarrow 00 \quad \begin{matrix} y_1 y_2 & x_1 x_2 \\ (00 & 00) \end{matrix}$$


$$11 \rightarrow 10 \quad \begin{matrix} y_1 y_2 & x_1 x_2 \\ (00 & 00) \end{matrix}$$

$$11 \rightarrow 01 \quad \begin{matrix} y_1 y_2 & x_1 x_2 \\ (01 & 00) \end{matrix} \leftarrow \text{critical race}$$

⇒ last ex on Lec 22:
using nand

$$S_{\text{nand}} = S_{\text{nor}} = (X_1 X_2')$$

$$R_{\text{nand}} = R_{\text{nor}} = X_1$$



Design example:

if $G=1 \Rightarrow Q=D$

if $G=0 \Rightarrow Q$ no change ← sequential memory element

Design procedure:

1 Get primitive flow table.

↳ only one stable state per line
"one & only one"

D	G	Q	stable??	عدد الأسطر و عدد الحالات states	عدد الأعداد inputs
0	0	0	stable	2	2
0	0	1	stable		
0	1	0	stable		
0	1	1	no		
1	0	0	stable		
1	0	1	stable		
1	1	0	no		
1	1	1	stable		

state	inputs	output	comments
a	0 1	0	after b, c, f
b	1 1	1	after d, e, a
c	0 0	0	after a, d
d	1 0	0	after c
e	1 0	1	after b, f
f	0 0	1	after e

primitive flow table

	00	01	11	10
a	c, -	a, 0	b, -	-, -
b	-, -	a, -	b, 1	e, -
c	a, 0	a, -	-, -	d, -
d	c, -	-, -	b, -	d, 0
e	f, -	-, -	b, -	e, 1
f	f, 1	a, -	-, -	e, -

stable
 Comments ال
 في المرحلة الأوتوماتون
 ما يعني -

Lec 24:

compatible states: متوافقة

لما الأوتوماتون مصدر لازم يكون متساوي لما من مصدر بشوف ال state.

equi. (a, b) (a, c) ⇒ (a, b) equiv

comp. (a, c) (b, c) ⇏ (a, b)

comp. a, b يكونوا

بوحدة وحدة a


implication chart

b	✓				
c	✓	d, e X			
d	✓	d, e X	✓		
e	c, f X	✓	c, f X, d, e	c, f X	
f	c, f X	✓	X	c, f X	✓
	a	b	c	d	e

Compatible pairs:

$(a, b), (a, c), (a, d), (b, e), (b, f), (c, d), (e, f)$

Maximal compatibles (merger diagram)



(a, c, d)
 (b, e, f)
 (a, b)

minimum set of maximal compatibles that covers all states and closed.

لما كل ال ✓ لما في معهم شروط بطلع closed و هو
 لما آفد صلا.

(a, c, d) } covers all states & closed
 (b, e, f) }

DG

	00	01	11	10
a, c, d	0, 0	0, 0	b, -	0, 0
b, e, f	1, 1	a, -	1, 1	e, t

أوتبيرت المعصية

DG

	00	01	11	10
A	A, 0	A, 0	B, -	A, 0
B	B, 1	A, -	B, 1	B, 1

من صفر لواحد من صفر لواحد

state assignment A=0 B=1

DG

y	00	01	11	10
0	0	0	1	0
1	1	0	1	1


DG

y	00	01	11	10
0	0	0	X	0
1	1	X	1	1

$$Y = DG + G'y$$

Q = y

0 إما -
1 أو
X أو




⊗ يعني أنتقل بكل الحالات مع
 ⊗ صفر لصفر
 ⊗ مع واحد لواحد
 ⊗ مع صفر لواحد أو واحد لصفر
 X

لشوفك من
 كل الجيمات
 ال 1 والصفر
 أقوى مع X


Implementation using SR latches

Excitation table of SR

y	Y	SR
0	0	0 X
0	1	1 0
1	0	0 1
1	1	X 0



لا يمكن أن نصلح SR بجعل العنصرين من العنصرين الآخرين لأننا نحتاج إلى أن يكون العنصرين غير




excitation * كما في الجدول


$S = DG$
 $R = G$
 $Y = S + R'Y$
 $SR \neq 0$

using nand gates only

$S_{nand} = (S_{nor})' = (DG)'$
 $R_{nand} = R'_{nor} = (D'G)'$



Ex: Assigning output to unstable states,



⊗ Closed covering condition
 Example with implied states


b	b, c ✓			
c	x	d, e ✓		
d	b, c ✓	x	a, d ✓	
e	x	x	✓	b, c ✓
	a	b	c	d

(b, c) implies (d, e)
 (d, e) implies (b, c)

compatible pairs

(a, b), (a, d), (b, c), (c, d), (c, e), (d, e)

maximal comp (merger diagram)



لو بيستوفز a b c d
 مع c في فظ و . e d b

- (c, d, e)
- (a, b)
- (a, d)
- (b, c)

closure table

Compatible	a, b	a, d	b, c	c, d, e
شرطهم implication	b, c	b, c	d, e	a, d b, c

Minimum set covers all states & closed

(c, d, e), (a, d), (b, c)

حل ثاني (a, b), (b, c), (d, e)

(a, d), (b, c), (d, e)

اللي بوضها
بحقق شرطها
مش شرط اعمق
شروط الحدود
كلو.

Lec 25:

Race free state assignment,

Ex:

	0	1
a	a	d
b	c	b
c	c	b
d	d	a

a 00
b 01
c 10
d 11


a 00
b 01
c 11
d 10

	0	1
00	00	10
11	01	

آ في race كثير

لا في race

transition diagram?



Ex: $x_1 x_2$

	00	01	11	10
a	(a)	b	c	(a)
b	a	(b)	(b)	c
c	a	(c)	(c)	(c)


transition diagram

state assignment


a=00

b=01 ← face

c=10



بعض حالات يكون لها وجه واحد
 transition state يكون لها وجه واحد





$x_1 x_2$

	00	01	11	10
a	(a)	b	d ← (a)	(a)
b	a	(b)	(b)	c
c	d ← (c)	(c)	(c)	(c)
d	a	—	c	—

don't care but not d

* Hazards



- 1 $a = c = b = 1$ static output $y = 1$
- 2 $1 0 1$ static output 1


if gates have a delay $\Rightarrow 10$ ns
between 1 & 2 0 appeared.

possible solutions; or with 20 ns delay
or add flip-flop after y


$$Y = ab + b'c$$

a \ bc	00	01	11	10
0	0	1	0	0
1	0	1	1	1


$$Y = ab + b'c + ac$$



a bc \Rightarrow $y = 1$
1 1 1 \Rightarrow $y = 1$
1 0 1 \Rightarrow $y = 1$



Sequential CKT:



⊛ يضل ثابت على صفر


$$Y = X_1 X_2 + X_2' y$$

X_1, X_2	00	01	11	10
0	0	1	1	0
1	1	0	1	1

⊛ يتطرح على 0 مع X_2 غير


⊛ stable ← transition

$$Y = X_1 X_2 + X_2' y + X_1 y$$



⊛ SR latch: this hazard is avoidable,


Hazard types:



① static-1-hazard
and-or realization



② static-0-hazard
or-and implementation



③ dynamic hazard


گشتی ۲ و ۱

Ex:

	x_1, x_2		
	00	01	11
a	ⓐ, 0	b, -	-
b	a, -	ⓑ, 1	ⓑ, 1
c	b, -	-	b, -
d	c, -	ⓓ, 1	c, -

0	x	x	x
0	1	1	x
0	x	1	0
x	1	1	1

Lec 26:



on negative edge

all states are stable.

q-8 Design Example

	T	C	Q	comments
a	1	1	0	after d, f
b	1	0	1	a, g
c	1	1	1	b, h
d	1	0	0	c, e
e	0	0	0	d, f
f	0	1	0	e, a
g	0	0	1	b, h
h	0	1	1	g, c


	00	01	11	10
a	-,-	F,-	(a), 0	b,-
b	g,-	-,-	c,-	(b), 1
c	-,-	h,-	(c), 1	d,-
d	e,-	-,-	a,-	(d), 0
e	(e), 0	f,-	-,-	d,-
f	e,-	(f), 0	a,-	-,-
g	(g), 1	h,-	-,-	b,-
h	g,-	(h), 1	c,-	-,-

C_h $\left[\begin{matrix} 00 \\ g_r \\ 0g \end{matrix} \right]$ مش

في السلايدات


Lec 27:

Debounce circuit:




كل مرة ما يرتجف

بتردد بنعم بيبعد عنه فيجعل يخرج R



S	R	Q
0	1	1
1	0	0
1	1	0
1	0	0
1	1	0
1	0	0

الجواب مع التوضيح لا bouncing



VHDL: coding \Rightarrow only state diagram
 لكنهم فهم كل شيء والفروق بين الأنواع زي ال signal
 و variable و signal.